open_project sort_insert
set_top sort_insert
add_files sort_insert.cpp
add_files -tb sort_insert_tb.cpp
open_solution solution1
set_part xc7z010clg400-1
create_clock -period 10 -name default
csim_design
csynth_design
cosim_design
exit
